verilog initial block